(19) JAPANESE PATENT OFFICE (JP)

(12) PUBLICATION OF UNEXAMINED (KOKAI) PATENT APPLICATION (A)

(11) Kokai (Unexamined Patent) Number: 56-38867

(43) Date of Disclosure: April 14, 1981

(51) Int. Cl.³

Identif. Symbol

Intra-Office Number 6603-5F

H 01 L 29/78

29/06

7514-5F

Examination Requested: Requested Number of Inventions: 1 (total of 5 pages)

(54) INSULATION GATE TYPE FIELD EFFECT TRANSISTOR

- (21) Application Number: 54-114184
- (22) Filing Date: September 7, 1979
- (72) Inventor: Tatehiro Okabe c/o Central Research Institute, Hitachi, Ltd. Kokubunji-shi, Higashi Koigakubo 1-chome, 280-ban
- (72) Inventor: Kano Ochi c/o Central Research Institute, Hitachi, Ltd. Kokubunji-shi, Higashi Koigakubo 1-chome, 280-ban
- (72) Inventor: Akira Yoshida c/o Central Research Institute, Hitachi, Ltd. Kokubunji-shi, Higashi Koigakubo 1-chome, 280-ban
- (72) Inventor: Minoru Nagata c/o Central Research Institute, Hitachi, Ltd. Kokubunji-shi, Higashi Koigakubo 1-chome, 280-ban
- (71) Applicant: Hitachi, Ltd.
 Tokyo-to, Chiyoda-ku, Marunouchi 1-chome, 5-ban, 1-go
- (74) Representative: Noritatsu Usuda, patent attorney

SPECIFICATIONS

1. Title of the Invention: Insulation Gate Type Field Effect Transistor

2. Scope of the Patent's Claims:

1. An insulation gate type of field effect transistor, characterized by the fact that it comprises a source and drain region of the second conductive type, formed at a reciprocal distance from a semiconductor substrate, which is of the first conductive type, wherein a gate electrode is located between said source and drain region so that it is deployed through an insulation film positioned at a distance from said drain region on the surface of said semiconductor substrate;

in an insulation gate type of field effect transistor having a low impurity layer of the second conductive type which reaches from said drain region to the channel region below said gate electrode;

wherein the impurity region of the second conductive type is deeper than said low impurity layer, having a higher impurity concentration than said low impurity layer, inside said low impurity layer in the vicinity of said drain area.

2. The insulation gate type of field effect transistor described in claim 1, characterized by the fact the when the dielectric constant of the semiconductor is expressed as e_s , the impurity concentration of said semiconductor as N the electricity amount (variable electricity) as q, and the real voltage drop in the drain junction is expressed as V_A , distance L between said impurity region and said drain region is characterized by the formula:

$$L \leq 2 \left\{ \frac{2 + \epsilon}{q + N_3}, V_A \right\}^{\frac{1}{4}}$$

- 3. The insulation gate type of field effect transistor described in claim 1, characterized by the fact that said drain region is surrounded by said source region, and also said low impurity layer and said low impurity region surround the entire periphery of said drain region.
- 4. The insulation gate type of field effect transistor described in claim 1, characterized by the fact that said impurity region is a region having an island shape deployed opposite one part of said drain region.
- 5. The insulation gate type of field effect transistor described in claim 1, characterized by the fact that said impurity region has the same degree of impurity concentration and of depth as said drain region.

Detailed Explanation of the Invention

(1) Sphere of Industrial Use

[page 2]

This invention relates to an insulation gate type of field effect transistor. More specifically, it relates to an insulation gate type of field effect transistor having a high pressure resistance, that is to say a high drain pressure resistance.

(2) Prior Art Technology

The insulation gate type of field effect transistors (hereinafter called simply MISFET) have been developed for devices requiring a high degree of integration density and a low power consumption and they are used mainly in IC for digital devices and as essential elements in LSI constructions. That is why the development aimed at improving the characteristics of MISFET devices was concentrated mainly on a design offering a high integration density and a low consumption of power, as well as a high-speed design. However, improvements relating to a pressure resistant design and a high output design have not bee satisfactory.

Incidentally, the main characteristics of MISFET, taken as a functional block, are related to the temperature coefficient applied to high input impedance, multiplication characteristics and the load of electric current. These characteristics are better displayed when they are applied to analog circuits. A high pressure resistant design of MISFET and a high output design thus present important problem areas for applicable use in analog circuits.

Figure 1 shows a known construction indicating the elements of a highly voltage resistant MISFIT design (D. M. Eib and H.G. Dill: IEDM 21 - 4 (1971).

The elements shown in Figure 1 represent a MISFET realized with a technology using ion implantation in an offset gate construction. As shown in Figure 1 which can be used to explain an example of the N-channel type, 11 is a P-type semiconductor substrate (impurity concentration in the range of $10^{14} \sim 10^{16}$ cm-³), 12 and 13 are a source region, formed from a high concentration N-impurity type region, and a drain region (impurity concentration in the range of $10^{15} \sim 10^{21}$ cm-³), respectively, 15 is a gate electrode, 16 and 17 are a source electrode and a drain electrode, respectively, and 18 is a gate insulation film. Number 14 indicates a low impurity concentration layer of the N-type, formed from drain 13 to the end part of gate electrode 15, which serves to relax the concentration in the electric field at the end part on the side of drain 13 of gate electrode 15, that is to say it is a low resistance layer (for example with an impurity concentration in the range of $1.5 \sim 2.5 \times 10^{12}/\text{cm}^2$). The construction containing these elements made it possible to increase more than 10 times the V value representing several hundred V, using more than 10 V and a low MISFET voltage (determined by the drain voltage resistance) of a MISFET according to prior art.

However, although the structural elements shown in Figure 1 make it possible to realize a highly resistance MISFET construction in the class of 300 V, these elements are not sufficiently resistant to a high voltage which is required for instance in a buffer MISFET construction used for a switching regulator, etc. Although a highly resistant MISFET construction that would have

a high value from the viewpoint of its use for industrial purposes requires a highly resistant construction design in the range of at least $400 \sim 600 \text{ V}$, the structure containing the elements shown in Figure 1 does not make it possible to realize such a highly voltage resistant design.

(3) Purpose of this Invention

The purpose of this invention is to realize a MISFET construction providing voltage resistance at least in the range of $400 \sim 600 \text{ V}$ through an improved structural base of the conventional highly resistant MISFET structure shown in Figure 1.

(4) General Explanation of the Patent

The drain voltage resistance of MOSFET is limited by the field concentration in the inner part of the semiconductor in the vicinity of the end part of the gate electrode. At the same time, another limit is imposed by the PN junction voltage resistance of the semiconductor basic substance and of the drain region. The former problem can be resolved by the structure of elements which is shown in Figure 1, enabling to realize a highly resistant MISFET up to approximately 300 V. This invention makes it possible to realize a MISFET enabling a higher resistance of about 500 V through an improved PN junction resistance in the basic semiconductor substance and in the drain region.

In order to achieve this purpose, the MISFET of this invention uses an impurity region which is deeper than low resistance layer 14, preferably with an impurity region having the same concentration as the drain region, with a higher impurity concentration than in low resistance layer 14 having the same conductivity type in the vicinity of drain region 13 in low resistance layer 14.

In addition, the MISFET of this invention makes it possible to improve the drain resistance by creating a structure which surrounds the drain region by said impurity region of the same conductivity type as the drain which is deployed adjacent to the drain region in the low resistance layer, while drain region 13 is also surrounded by resistance layer 14.

[page 3]

(Embodiments)

The following is an explanation of an embodiment of this invention which is based on the enclosed figures.

Figure 2 and Figure 3 are diagrams explaining an embodiment of the highly resistant MISFET of this invention. Figure 2 is a diagram showing a partial top view and figure 3 is a diagram showing a partial profile view of the construction. As shown in Figure 2 and 3, 1 indicates an N-type semiconductor substrate, 2 is a P-type source region, 3 is a P-type drain region, 5 is a p-type low impurity concentration region, 6 is a gate electrode, 7 and 8 are source

electrodes, 9 is an insulation film, and 9' is a gate insulation film. In this case, the voltage resistance of the PN junction formed by P-type drain 3 and N-type substrate 1 is determined by the circuit of edge part A of region 3 and its value is lower than the value of the voltage resistance of a PN junction that has a flat shape. Therefore, when a P-type impurity region 4 is formed and a suitable distance L is maintained between region 3 and region 4 as shown in Figure 2 and Figure 3, this makes it possible to relax the concentration of the electric field in the front end part A of region 3. In other words, during a status when a high drain voltage is applied, as long as a distance L is set so that a depletion layer is extending from region 3 and region 4 so that both are mutually associated, this makes it possible to prevent a breakdown in the front end part A of region A. Consequently, a high voltage design can be achieved. The formula which can be used as a criterion for distance L is indicated below.

$$L \lesssim 2 \left\{ \frac{2 + \epsilon}{q + N_3} \cdot V_A \right\}^{\frac{1}{4}} \tag{U}$$

e_s: dielectric constant of the semiconductor,

N_B: semiconductor substrate impurity concentration,

q: electricity amount (variable electricity),

V_A: breakdown voltage in part A of a conventional construction which does not have region 4.

If for example, the following values of the P-channel MISFET shown in Figure 3 are used: impurity concentration in substrate 1 is expressed as $N_B = 5 \times 10^{14}$ cm⁻³, the impurity concentration of source and drain areas 2 and 3 is expressed as $N_A = 1 \times 10^{19}$ cm⁻³, the depth is 10 μ m, the impurity concentration in low impurity concentration region 5 is expressed as $N_{AL} = 2 \times 10^{16}$ cm⁻³, the depth is 0.5 μ m, length 40 μ m, the channel 1ength is 10 μ m when $V_A = 380$ V, the depth of region 4 is set to 10 μ m, and the impurity concentration to 1 \times 10¹⁹ cm⁻³, and when length L = 14 μ m, width l = 24 μ m, a drain voltage resistance of 500 V will be obtained.

It is obvious that the above described region 4 made it possible to improve resistance by more than 30% when compared to the drain resistance of a MISFET which does not have the above described region. Since region 4 which was used in the embodiment shown is Figure 2 and Figure 3 is deployed in a ring shape only in 1 location so as to surround drain region 3, this also makes it possible to assure a better drain resistance.

Figure 4 is a diagram explaining another embodiment of this invention. Since the peripheral length of the gate will be long in a MISFET construction characterized by a high voltage and a large current, the inter-digital type of construction which is shown in Figure 4 is used. As shown in Figure 4, drain region 3 has an oblong, rectangular projecting part 3', which means that its width C will be narrow. When region 3' is formed using impurity diffusion, etc., with a similar pattern shape, due to the shape of the front end part B, the electric field concentration in part B will be very significant, causing a deterioration of the voltage resistance. If the diffusion depth of the impurity is shallow, or if width C is narrow, this will also have a very

significant influence. Therefore, when region 3' having the same conductive type is formed as shown in Figure 4, this makes it possible to relax the concentration of the electric field in part B, enabling to improve resistance.

Distance L between region 3' and region 4' can be obtained according to the same formula (1) which is used in the embodiment above. Also in this embodiment, when the MISFET shown in Figure 4 is used while the impurity concentration of N-type Si substrate 1 is expressed as $N_B = 5 \times 10^{14}$ cm⁻³, the impurity concentration of P-type region 3' is expressed as $N_A = 1 \times 10^{14}$ cm⁻³, width $C = 14 \mu m$, and the depth is $10 \mu m$, $V_A = 340 \text{ V}$; when the impurity concentration of region 4' is 1×10^{18} cm⁻³, the depth is $10 \mu m$, $L = 10 \mu m$, and when $l = 24 \mu m$, a drain voltage of 420 V will be obtained.

As was explained above, the invention can be utilized to improve voltage resistance between the semiconductor substrate and the drain of a MISFET having high voltage resistance.

The following is an explanation of an example of an N-channel element according to the high voltage resistance manufacturing method of this invention.

As shown in Figure 5 (A), oxide film 9 (made of SiO₂, etc.), which is 130 nm thick, is formed on P-type silicon substrate 1. On top of that is formed a polysilicon film having a thickness of 450 nm. Since the resistance of the polysilicon layer will be high during this status, ion implantation is conducted from the surface by implanting ions in 2 x 10¹⁴ locations/cm², and annealing is applied for 30 minutes by using a temperature of about 1,000°C.

[page 4]


Next, etching is applied to remove the required part except for the part creating the gate electrode in which polysilicon 6 is left. This is the status shown in Figure 5 (A). Next, in order to form the N-type low impurity layer for the highly resistant design, ions of phosphorus are implanted in oxide film 9 and N⁻ type region 5 is formed. At this point, when acceleration voltage is 130 keV, ion implantation is applied with a ion dose of 2 x 10¹³ locations/cm². Next, an SiO² film is formed with a thickness of 800 nm according to the CVD (Chemical Vapor Deposition) method and the SiO₂ film is removed with the exception of location 10 as required for a diffusion mask. (See Figure 5 (B)). Next, N-type regions 2, 3 and 4 are formed with an impurity concentration of 1 x 10²⁰ cm⁻³, having a depth of 25 µm according to a common heat diffusion method to create an impurity source POCl₂. (See Figure 5 (C)). Region 2 is formed as the source area, region 3 as the drain area, and region 4 is formed in an island shape between the source and the drain. Next, SiO₂ film 10 is removed, another SiO₂ film containing phosphorus is formed again with a thickness of 800 nm, and a window is created in the contact part of the source and drain to create an Al electrode. These processes can be used without any change for various types of common semiconductor devices. The profile structure of the elements obtained in this manner is identical to the structure shown in Figure 3.

Brief Explanation of Figures


Figure 1 shows a profile view of the construction of a MISFET according to prior art, Figure 2 shows a partial top view of the a part containing the elements of Embodiment 1 of a MISFET according to this invention, Figure 3 is a partial profile view showing elements of Embodiment 1 of a MISFET according to this invention, Figure 4 is a partial top view showing the elements of Embodiment 2 of a MISFET according to this invention, and Figure 5 is a profile view showing the elements of an example of the manufacturing process of a MOSFET according to this invention.

1 ... semiconductor substrate, 2 ... source region, 3 ... drain region, 4 ... impurity region having the same conductivity type as the drain region, 5 ... low impurity concentration region (resistance layer), 6 ... gate electrode, 7 ... source electrode, 8 ... drain electrode, 9 ... insulation film, 9' ... gate insulation film. Representative: Noritatsu Usuda, Patent Atorney.

(Figure 1, Figure 2, and Figure 3)



(Figure 4 and Figure 5)



(9 日本国特許庁 (JP)

(1)特許出願公開

⑩公開特許公報(A)

昭56—38867

① Int. Cl.³H 01 L 29/78 29/08 識別記号

庁内整理番号 6603-5F 7514-5F . 43公開 昭和56年(1981) 4 月14日

発明の数 1 審査請求 有

(全 5 頁)

分絶縁ゲート形電界効果トランジスタ

20特

願 昭54-114184

20出

頭 昭54(1979)9月7日

分発 明 者

岡部健明

国分寺市東恋ケ窪1丁目280番 地株式会社日立製作所中央研究 所内

⑩発 明 者 越智鹿之

国分寺市東恋ケ窪1丁目280番 地株式会社日立製作所中央研究 所内

明 組 書

発明の名称 絶縁ゲート形電界効果トランジス

特許請求の範囲

- 1。第1 将電形の半導体基体化互い化離れて形成された第2 導電形のソース、ドレイン領域と、

 医ソース、ドレイン領域間の前記半導体基件

 原ンカス、ドレイン領域がの前記半導体基件

 原とから前記ドレイン領域から離れた位置に絶景

 原を介して設けられたゲート電池と、前記ドレイン領域から前記ゲート電池と不納物層とを有する

 を記じずる第2 導電形の低不純物層とを有する絶域ゲート形電界効果トランジスタにおいて、

 即記ドレイン領域に近近の不純物層の不純物層内

 に、前記低不純物層の不純物層で、前記低不純物層の不純物層で、前記低不純物層の不純物層で、

 を設けてなることを特徴とする絶域ゲート形電

 のカスタ。
 - 2. 教記基体の学導体の誘電率を c c 、 の記基体 の不純物機度を N、電気管を q、 ドレイン接合 の実質解伏電圧を V a としたとき、初記不純物

心発 明 者 吉田功

国分寺市東恋ケ窪1丁目280番 地株式会社日立製作所中央研究 所内

元発 明 者 永田穣

国分寺市東恋ケ窪1丁目280番 地株式会社日立製作所中央研究 所内

①出 願 人 株式会社日立製作所 東京都千代田区丸の内1丁目5 番1号

砂代 理 人 弁理士 薄田利幸

領域と前記ドレイン領域との距離しば、

$$L \leq 2 \left\{ \frac{2 \cdot \epsilon_0}{q \cdot N} \cdot V_A \right\}^{\frac{1}{2}}$$

であることを特徴とする特許情求の範囲第1項 記載の絶滅ゲート形電界効果トランジスタ。

- 3. 朝記ドレイン領域は前記ソース領域や囲まれてなり、前記世不純物権、前記不純物領域も前記ドレイン領域の全局を囲むことを停敬とする 特許請求の範囲第1項記載の差録ゲート形電券 効米トランジスタ。
- 4. 前記不純物領域は前記ドレイン領域の一部に 対向して設けられた当状領域であることを特徴 とする特許請求の範囲第1項記載の絶縁ゲート 形電界効果トランジスタ。
- 5. 前記不純物領域は前記ドレイン領域と同程度 の不純物教度、保さを有することを特徴とする 特許請求の範囲第1項記数の絶縁ゲート形電界 効果トランジスタ。

発明の評組な説明

(1) 発明の利用分野

(2)

本希明は、絶縁ゲート形電界効果トランジスタ に関している。さらに詳しくは、本発明は高耐圧、 すなわち高ドレイン耐圧の絶縁ゲート形電界効果 トランジスタに関するものである。

(2) 従来技術

絶縁ゲート形電界効果トランジスタ(以下、MISFET と略称)は、高集積密度、低消費電力デバイスとして、これまで主にデジタル用IC。
LSIの構成要素として発展してきた。そのためMISFET の特性同上の開発は、主として高集積密度、低消費電力化、さらに高速化が中心に進められ、高耐圧化、高出力化に関しては十充分を改良がなされていない。

とどろで、MISFET 単体としての性能上の主な特長は、高人力インピーダンス、自集特性、電流の質の値度系数を有している点にある。これ等の特長は、MFSFET のアナログ回路への応用においてより発揮できるものである。アナロダ回路に通用する場合、MISFET の高針圧化、高出力化が重要な関連点である。

(3)

射圧(ドレイン射圧化よつて央つていた)を数百 Vと十倍以上馬めることができた。

しかしながら、第1図の電子構造化より、300 Vクラスの高計圧MISPET を実現できたが、ス イツナング・レギュレータ号に用い得るパワー MISFET としては、まだ十分な高計圧素子とは なつていない。 登菜上の利用価値の高い高計圧 MISFET としては、400~600 V以上の高 計圧化を連成する必要があるが、第1図の電子構 位のままでは、これ程の高計圧化を実現すること はできない。

(3) 発明の目的

本発明は、第1回に示した従来の高射圧 MISFET の構造をベースにした上で、さらに改 及を加えることにより、400~600V、又は 七九以上の射圧を有するMISFET を実現するこ とを目的とするものである。

(4) 発明の報括説明

MISFET のドレイン耐圧は、ゲート電極端付近の半導体基体内部の電界集中により制限される

高射圧MISFET としては、第1図に示す業子 構造が知られている(D.M. Eib and H. G. Dill: IEDM 21-4(1971))。

第1回の果子は、オフセットゲート構造とイオ ン打込み技術を用いて高耐圧化を実現した MISPET である。楽1卤化かいて、Nチヤンネ ル形を例にとつて説明すれば、1 1は P 形半導体 墨板(不純物機度10¹⁴~10¹⁸cmi^{−3})、12⇒ よび13はそれぞれ高速度N形不純物領域からな るソース、およびドレイン領域(不純物兼更 10¹¹~10²¹ cm⁻²)、15はゲート電磁、16 **かよび 17 はそれぞれソース電極かよびドレイン** 電磁、18はゲート絶数額である。14はゲート 軍職15のドレイン18角の増部化かける電外の 集中を緩和し、ドレイン計圧を高め素子の高計圧 . 化を実現するために、ドレイン13からゲート電 崔15の雉部まで延びて形成されたN形の低不純 御讃虔層、すなわち抵抗唐である(例えば不純物 兼度 1.5~2.5×1.0 11/cm²)。 この業子構造 により、従来たかだか数十Vと低い MISPET の

(4)

とともに、ドレイン領域と半導体基体的のPN級合計圧によっても制限を受ける。的者は第1箇のま子構造により解決され、300V程度の高計圧MISPET が実現できる。本発明は、さらに、後者のドレイン領域と半導体基体間のPN級合計圧を改響するととにより、500V程度もしくはそれ以上の高計圧MISPET を実現するものである。かいては、第1箇のMISPET にかいては、第1箇のMISPET にかいては、第1箇のMISPET にかいては、第1箇のMISPET にかいて、近抗増14中のドレイン領域13の近傍に、ドレイン領域と同一導電形で、近抗増14よりも深い不純物の環境で、近代アレイン領域と同一導電形で、近抗増14よりも深い不純物の環境で、近代間14よりも深い不純物ので、近代間14よりも深い不純物領域をおけることを告子とする。

さらに、本発明のMISPET にかいては、抵抗 他14によつてドレイン領域13を出むとともに、 放抵抗層中にドレイン領域に近接して設けられた ドレインと同一導電形の上記不純物領域によつて ドレイン領域をとり囲む構造をとることによつて、 ドレイン耐圧を一層向上させることができる。

(6)

(5) 突飛州

以下、本発明を実施的を参照して評価に説明する。

第2回、第3回は本発明の高計圧MISFET の 火港例と説明するための図面で、第2回は部分平 面図、第3図は部分断面構造図である。第2図, 黒3図にかいて、1はN形半導体画板、2はP形 ソース領域、3はP形ドレイン領域、5はP形山 不純物資低領域、6はゲート電流、7,8は各々 ソース電極、ドレイン電磁、9は絶縁異、9′は ゲート絶縁缺である。ことでP杉ドレイン3とN 形基板1で形成されるPN袋合の射圧は、領域3 の先離A眦の曲率により決まり、その値は平面状 PN銀合射圧の値よりも低くなつている。そこで 州2凶、米3凶化示すよう化、P杉不純物質減4 を形成し、領域3と領域4両の忠康Lを適当化設 計すれば、領域3の先達部人の電界集中を緩和す るととができる。つまりドレイン化高電圧が印加 された状態化かいて、領域3かよび領域4から延 びる空乏層が互い化交わるよう化矩艦しを改定す

で述べた懐城4が無い場合のMISPET のドレイン耐圧は380Vで、本発明に1つて30%以上の耐圧改善が可能となつた。第2,3凶の実施例では、領域4は、ドレイン領域3を囲む様に強状に1ヶだけ数けたが、これを2重,3重と増していけば、35にドレイン耐圧が改善されることも個級されている。

(7)

れば、領域3の先端A部での降伏は防ぐことが出来、従つて高射圧化が違反される。ここで距離1 の目安として(1)式を示す。

$$L \lesssim 2 \left\{ \frac{2 \cdot s}{q \cdot N_B} \cdot V \cdot A \right\}^{\frac{1}{2}} \tag{U}$$

』: 半導体の詩電率

N »: 半導体基板不純物養度

全:電気量

V A: 領域 4 が無い従来構造における A部の 除伏電圧

例えば、第2,3因のPチャンネルMISFETで、基板1の不純物液度Ns=5×10¹⁴cm⁻³、ソース・ドレイン領域2,3の不純物濃度Ns=1×10¹⁴cm⁻³、祭さ10μm、低不純物濃度層5の不純物濃度Ns=2×10¹⁴cm⁻³、祭さ05μm、長さ40μm、チャンネル長10μmの時Vs=380Vであり、領域4の祭さを10μm、不純物濃度を1×10¹⁸cm⁻³として、距離し=14μm、幅と=24μmとしたとき、ドレイン耐圧500Vが得られた。もちろん、本発明

(8)

圧を改善することが可能である。 彼域 3 $^{\prime}$ と彼域 4 $^{\prime}$ との距離しは、前実施例と回様に(1)式で与えられる。 本実施例にかいても、N % S $^{\prime}$ 基板 $^{\prime}$ の 不純物機度 $N_{B}=5\times10^{14}$ cm $^{-3}$ 、P% 領域 3 $^{\prime}$ の不純物機度 $N_{A}=1\times10^{14}$ cm $^{-3}$ 、幅 C=14 μ m、 保 $^{\prime}$ の $^{\prime}$

以上述べたように、本発明は高耐圧MISFETのドレイン、基板間耐圧の改善に利用できる。

以下、本発明の高計EMISPET の製造方法を Nチャンネル電子を例にとり示す。

第5 図(A)に示す様に、P形シリコン基板1 に130mm厚の酸化質(SiO。等)9を形成 し、その上にポリシリコン膜を450mmの単さ に形成する。このままではポリシリコン層の抵抗 は高いので、表面からりんイオンを2×10¹⁴ ケノcm² 打込んで、約1000で×30分間のアニ

(10)

特開昭56- 38867(4)

電極を形成する。 これらの工程は通常の半導体デ パイスと何ら異なる点はない。こうして得られた 果子の町面構造は、第3図と同じとなる。

図別の簡単な説明

- 第1回は従来のMISFET の構造を示す断面図、 第2凶は不発明のMISPET の第1の実施例の業 子を示す部分平面図、集る図は本発明のMISFET の第1の実施例の電子を示す部分断面図、第6図 は本発明のMISPET の第2の英雄例の呆子を示 す部分平山図、第5図は本発明のMISFET の異 進工程の一例を示す業子断面図である。

1…半導体重板、2…ソース領域、3…ドレイン 質以、4…ドレイン領域と同一導電形の不純物領 8、 5 … 低不純物數累徵域(抵抗層)、 6 … ゲー ↑電磁、7…ソース電磁、8…ドレイン電極、9

Ø

ールを行う。 次にゲート電低となるべき部分のポ

リシリコン6を扱して、値をエンテングで除去す

る。との状態を第5回(A)化示す。次に高針圧

化の為のN形低不純物典度層を形成する為、りん

イオンを使化膜 9 を遊して打込み、 N * 形偶線 5

を形成する。この時の加速電圧は130keVで、

打込まれたイオンドーズは2×10¹¹ケ/cm¹ で

(Chemical Vapor Deposition) 法化工力

SiOs 鱗を800mの厚され形成し、拡散の

マスクとなるべき場所10を扱して、他のSiOa

膜を除去する。(熱5四(B))。次に、不鈍物種

2.5 μ m の保さに不純物機関1×10³⁰ cm ⁻³のN

形徴収2,3,4を形成する(第5回(C))。 領域2はソース、領域3はドレイン、領域6はソ ース・ドレイン間の最低壊として無く。次化 SiU: 誤10を除去し、丹びりんを含んだ Si〇。裏を800mmの厚さに形成し、ソース とドレインのコンタクト部分の窓るけをし、AL (11)

をPOCL」とする途常の熱拡散法によつて、

ある。次に高盛(650℃)にて、CVD

